Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: VHDL(sin) Download
 Description: ROM-based sine wave generator design 1. Purpose of the experiment 1. VHDL Integrated Design and Application of Learning 2. Learning ROM-based sine wave generator design 2. Experimental content ROM-based sine wave generator design, its compilation, simulation. Specific requirements: 1. Sine wave generator by the data storage module (ROM), waveform generator control module and latch modules Two. Waveform data storage module (ROM) custom data width is 8, the address width of 6, can store 64-point sine wave data, wave data obtained using MATLAB. 3. The 50MHz input clock.
 Downloaders recently: [More information of uploader woshishuiaabbb]
 To Search: rom based sine wave generator sin vhdl sin VHDL SIN rom based sin wave
  • [8bitsine] - 8bit sampling sine wave generator, a tot
  • [rom] - I used to write VHDL sinusoidal, using F
  • [ug_lpm_rom] - quartus rom the use of matlab generated
  • [VHDL-ROM4] - ROM-based design of the sine wave genera
  • [sincos] - Frequency sythesizer sorce code in VHDL
  • [CordicNCO] - Based on the CORDIC algorithm, the digit
  • [fft_verilog] - FFT IP core
  • [EPM240_SCH_and_program] - Schematic diagram+ EPM240 cpld procedure
  • [dds-sin-generator] - dds
  • [sin] - Vhdl language with the cosine function.
File list (Check if you may need any files): 
基于ROM的正弦波发生器的设计.docx
rom.vhd
sin.vhd

CodeBus www.codebus.net