Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: uart_EP3C16_FIFO Download
 Description: Programs for uart/RS232, it can receive and transmit strings.
 Downloaders recently: [More information of uploader 515666524]
  • [RS232] - FPGA realization of RS-232 serial port t
  • [UART] - Input clock 20M, the baud rate for 9600,
  • [uart_dout] - Full-duplex UART port communication prog
  • [feng_rs0] - FPGA-based serial communications, PC to
  • [VerilogHDL_code] - Some commonly used experimental procedur
  • [verilog232] - The source code is written in on the Ver
  • [RS232] - It s combination logic for UART. Edited
  • [sci_module] - UART by verilog.
  • [UART] - VHDL implementation using serial communi
  • [UDP_Core] - I am prepared to use verilog UDP protoco
File list (Check if you may need any files):
uart_EP3C16_FIFO\clkdiv.bsf
................\clkdiv.v
................\data_fifo2.bsf
................\data_fifo2.qip
................\data_fifo2.v
................\data_fifo2_bb.v
................\data_fifo2_wave0.jpg
................\data_fifo2_waveforms.html
................\.b\altsyncram_anu.tdf
................\..\altsyncram_knu.tdf
................\..\altsyncram_lf31.tdf
................\..\alt_synch_pipe_06d.tdf
................\..\alt_synch_pipe_16d.tdf
................\..\alt_synch_pipe_36d.tdf
................\..\alt_synch_pipe_46d.tdf
................\..\alt_synch_pipe_ikd.tdf
................\..\alt_synch_pipe_jkd.tdf
................\..\alt_synch_pipe_u5d.tdf
................\..\alt_synch_pipe_v5d.tdf
................\..\a_graycounter_84c.tdf
................\..\a_graycounter_94c.tdf
................\..\a_graycounter_d4c.tdf
................\..\a_graycounter_dm6.tdf
................\..\a_graycounter_e4c.tdf
................\..\a_graycounter_fic.tdf
................\..\a_graycounter_gic.tdf
................\..\a_graycounter_im6.tdf
................\..\a_graycounter_k47.tdf
................\..\cmpr_156.tdf
................\..\cmpr_656.tdf
................\..\dcfifo_djg1.tdf
................\..\dcfifo_gtd1.tdf
................\..\dcfifo_hcf1.tdf
................\..\dcfifo_v0e1.tdf
................\..\decode_rvf.tdf
................\..\dffpipe_0v8.tdf
................\..\dffpipe_2v8.tdf
................\..\dffpipe_3v8.tdf
................\..\dffpipe_hd9.tdf
................\..\dffpipe_id9.tdf
................\..\dffpipe_tu8.tdf
................\..\dffpipe_uu8.tdf
................\..\dffpipe_vu8.tdf
................\..\mux_src.tdf
................\..\prev_cmp_uart.asm.qmsg
................\..\prev_cmp_uart.eda.qmsg
................\..\prev_cmp_uart.fit.qmsg
................\..\prev_cmp_uart.map.qmsg
................\..\prev_cmp_uart.qmsg
................\..\prev_cmp_uart.sim.qmsg
................\..\prev_cmp_uart.sta.qmsg
................\..\prev_cmp_uart.tan.qmsg
................\..\uart.asm.qmsg
................\..\uart.asm_labs.ddb
................\..\uart.cbx.xml
................\..\uart.cmp.cdb
................\..\uart.cmp.hdb
................\..\uart.cmp.kpt
................\..\uart.cmp.logdb
................\..\uart.cmp.rdb
................\..\uart.cuda_io_sim_cache.31um_ff_1200mv_0c_fast.hsd
................\..\uart.cuda_io_sim_cache.31um_tt_1200mv_85c_slow.hsd
................\..\uart.db_info
................\..\uart.eco.cdb
................\..\uart.eda.qmsg
................\..\uart.fit.qmsg
................\..\uart.hier_info
................\..\uart.hif
................\..\uart.lpc.html
................\..\uart.lpc.rdb
................\..\uart.lpc.txt
................\..\uart.map.cdb
................\..\uart.map.hdb
................\..\uart.map.logdb
................\..\uart.map.qmsg
................\..\uart.pre_map.cdb
................\..\uart.pre_map.hdb
................\..\uart.rtlv.hdb
................\..\uart.rtlv_sg.cdb
................\..\uart.rtlv_sg_swap.cdb
................\..\uart.sgdiff.cdb
................\..\uart.sgdiff.hdb
................\..\uart.sim.cvwf
................\..\uart.sld_design_entry.sci
................\..\uart.sld_design_entry_dsc.sci
................\..\uart.sta.qmsg
................\..\uart.sta.rdb
................\..\uart.sta_cmp.6_slow_1200mv_85c.tdb
................\..\uart.syn_hier_info
................\..\uart.tan.qmsg
................\..\uart.tiscmp.fast_1200mv_0c.ddb
................\..\uart.tiscmp.slow_1200mv_0c.ddb
................\..\uart.tiscmp.slow_1200mv_85c.ddb
................\..\uart.tis_db_list.ddb
................\..\uart_global_asgn_op.abo
................\..\wed.wsf
................\fifo_final3.bsf
................\fifo_final3.v
................\fifo_final3.v.bak
................\incremental_db\compiled_partitions\uart.root_partition.map.kpt
    

CodeBus www.codebus.net