Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - multiplexer

Search list

[VHDL-FPGA-Verilog] Priority_Encoder

Description: Unlike a multiplexer that selects one individual data input line and then sends that data to a single output line or switch, an Encoder takes all the data inputs one at a time and converts them to a single encoded output. Then, it is a multi-input data line, combinational logic circuit that converts the logic level "1" data at its inputs to an equivalent binary code at its output. Generally encoders produce outputs of 2-bit, 3-bit or 4-bit codes depending upon the number of data input lines and a "n-bit" encoder has 2n input lines with common types that include 4-to-2, 8-to-3 and 16-to-4 line configurations. Encoders are available to encode either a decimal or hexadecimal input pattern to typically a binary or B.C.D. output code.-Unlike a multiplexer that selects one individual data input line and then sends that data to a single output line or switch, an Encoder takes all the data inputs one at a time and converts them to a single encoded output. Then, it is a multi-input data line, combinational logic circuit that converts the logic level "1" data at its inputs to an equivalent binary code at its output. Generally encoders produce outputs of 2-bit, 3-bit or 4-bit codes depending upon the number of data input lines and a "n-bit" encoder has 2n input lines with common types that include 4-to-2, 8-to-3 and 16-to-4 line configurations. Encoders are available to encode either a decimal or hexadecimal input pattern to typically a binary or B.C.D. output code.
Platform: | Size: 13312 | Author: VLSI | Hits:

[VHDL-FPGA-Verilog] Encoder_Using_Assign_Statement

Description: Encoder Using Assign Statements: Unlike a multiplexer that selects one individual data input line and then sends that data to a single output line or switch, an Encoder takes all the data inputs one at a time and converts them to a single encoded output. Then, it is a multi-input data line, combinational logic circuit that converts the logic level "1" data at its inputs to an equivalent binary code at its output. Generally encoders produce outputs of 2-bit, 3-bit or 4-bit codes depending upon the number of data input lines and a "n-bit" encoder has 2n input lines with common types that include 4-to-2, 8-to-3 and 16-to-4 line configurations. Encoders are available to encode either a decimal or hexadecimal input pattern to typically a binary or B.C.D. output code.
Platform: | Size: 10240 | Author: VLSI | Hits:

[VHDL-FPGA-Verilog] 8bitmultiplexer

Description: Simple eight bit multiplexer using VHDL.
Platform: | Size: 973824 | Author: Aaqib | Hits:

[JSP/Java] muxApplet

Description: A Java applet demonstrating how to implement a digital logic multiplexer simulator.
Platform: | Size: 18432 | Author: VirtualThread | Hits:

[VHDL-FPGA-Verilog] multiplier.tar

Description: 用vhdl实现的booth算法乘法器，包含了multiplexer和rca adder，同时提供了一个测试文件，modelsim测试通过-Algorithm with a booth multiplier vhdl implementation, including a multiplexer and rca adder, while providing a test file, modelsim test pass
Platform: | Size: 2048 | Author: 胡恩 | Hits:

[VHDL-FPGA-Verilog] mux_casez

Description: 用verlog写的复用器，16选1 简单但很实用-Written with verlog multiplexer, 16 selected a simple but very useful
Platform: | Size: 1024 | Author: xiaoxuebing | Hits:

[Software Engineering] VideoMultiplexer

Description: Video Multiplexer from Altium reference design
Platform: | Size: 3504128 | Author: jose | Hits:

[Crack Hack] abc

Description: Abstract—This paper describes a pseudorandom carrier modulation scheme and its harmonic spectra spread effect. The pseudorandom carrier of the proposed scheme are produced through the random synthesis of the two triangular carriers, each of the same fixed frequency, but of opposite phase. The random selection of the two triangular carriers is decided by “0” or “1” states of the pseudorandom binary sequence (PRBS) random bits. Multiplexer which are used as random selector of the PRBS random bits, produces the resultant pseudorandom frequency carrier waveform.
Platform: | Size: 1170432 | Author: akhilesh | Hits:

[matlab] sfunxyz

Description: matlab simulink to draw 3D graph. It is very useful to know how sfunction works. Also, you can see how multiplexer is connected to draw a graph of 3 axises x y and z.
Platform: | Size: 2160640 | Author: Salah | Hits:

[Other] cpu

Description: 包括1) 时钟发生器 2) 指令寄存器 3) 累加器 4) RISC CPU算术逻辑运算单元 5) 数据控制器 6) 状态控制器 7) 程序计数器 8) 地址多路器 -1) clock generator 2) instruction register 3) accumulator 4) RISC CPU arithmetic logical unit 5) of the data controller 6) state controller 7), the program counter 8) address multiplexer
Platform: | Size: 440320 | Author: liuying | Hits:

[VHDL-FPGA-Verilog] multiplexer_case1

Description: multiplexer using vhdl
Platform: | Size: 776192 | Author: anshu | Hits:

[VHDL-FPGA-Verilog] vsim

Description: multiplexer 16_1 is a multiplexer with 16 inputs and 1 output.
Platform: | Size: 1024 | Author: sarv | Hits:

[VHDL-FPGA-Verilog] VerilogSourceCode

Description: 乘法器、除法器、多路选择器、编码器、BCD码转换、加法器、减法器、状态机、四位比较器、数码管、串口、跑马灯、电子钟-Multiplier, divider, multiplexer, encoder, BCD code converter, adder, subtractor, state machines, four more players, digital control, serial port, marquees, electronic clock
Platform: | Size: 2050048 | Author: zhaozhifang | Hits:

[SCM] ADC0832

Description: ADC0831/ADC0832/ADC0834/ADC0838 8-Bit Serial I/O A/D Converters with Multiplexer Options-english
Platform: | Size: 569344 | Author: 金心超 | Hits:

[VHDL-FPGA-Verilog] MuxDemux_E1_E3

Description: E3 -Mux / Demux - Multiplexer of 16 E1 Channels-E3 -Mux / Demux - Multiplexer of 16 E1 Channels
Platform: | Size: 7168 | Author: qi | Hits:

[VHDL-FPGA-Verilog] adder2

Description: 此源代码是基于Verilog语言的持续赋值方式定义的 2 选 1 多路选择器 、阻塞赋值方式定义的 2 选 1 多路选择器、非阻塞赋值、阻塞赋值、模为 60 的 BCD码加法计数器 、模为 60 的 BCD码加法计数器、BCD码—七段数码管显示译码器、用 casez 描述的数据选择器、隐含锁存器举例 ，特别是模为 60 的 BCD码加法计数器，这是我目前发现的最优源代码，应用于解码器领域。-This source code is based on the Verilog language define the continued assignment of 2-to-1 multiplexer, blocking assignments define the 2-to-1 multiplexer, non-blocking assignments, blocking assignments, module code for the addition of 60 BCD counters, BCD code module for the addition of 60 counters, BCD code- seven-segment LED display decoder, the data described by casez selector, for example hidden latch, in particular, the BCD model code for the addition of 60 counters, this is my found that the best current source code, the decoder used in the field.
Platform: | Size: 1024 | Author: 王柔毅 | Hits:

[Other] Mux_4by1

Description: 4选1复用器，输入4路8bit的信号，通过控制信号来选择输出哪一路-Multiplexer
Platform: | Size: 2048 | Author: 居荣宇 | Hits:

[VHDL-FPGA-Verilog] MUX

Description: VHDL code for MUltiplexer
Platform: | Size: 10240 | Author: vasu | Hits:

[VHDL-FPGA-Verilog] multiplexer_ise10migration

Description: this a implementation of multiplexer-this is a implementation of multiplexer
Platform: | Size: 1630208 | Author: liudm0 | Hits:

[VHDL-FPGA-Verilog] mux

Description: A multiplexer code in vhdl
Platform: | Size: 1024 | Author: Eli | Hits:
« 1 2 3 4 5 67 8 9 10 11 ... 17 »

CodeBus www.codebus.net