Welcome![Sign In][Sign Up]
Location:
Search - rs232 vhdl fpga

Search list

[Post-TeleCom sofeware systemsrs232_send

Description: rs232 vhdl程序 可以实行异步串行通信,这里只有send-rs232 vhdl procedures implemented asynchronous serial communication, here only send
Platform: | Size: 1024 | Author: 李湘宏 | Hits:

[VHDL-FPGA-Verilogvhdl_rs232

Description: 使用FPGA透过RS232与PC的作沟通,
Platform: | Size: 3072 | Author: 苏山河 | Hits:

[VHDL-FPGA-Verilogrs232

Description: RS232 verilog design
Platform: | Size: 114688 | Author: liuKe | Hits:

[VHDL-FPGA-Verilogcyclic

Description: FPGA的串口通信程序,可接受或者发送数据,通过Rs232口-FPGA serial communication program, acceptable, or send data through the RS232 port
Platform: | Size: 1307648 | Author: xianchunwwang | Hits:

[VHDL-FPGA-VerilogFPGArealizeRS232

Description: 用FPGA实现RS232通信,此代码是用VHDL语言编写,非常有用的好东东啊-RS232 Communication with FPGA realize that this code is written in VHDL, very useful, good东东啊
Platform: | Size: 48128 | Author: 孙建军 | Hits:

[VHDL-FPGA-VerilogUART

Description: 用FPGA实现了RS232异步串行通信,所用语言是VHDL,另外本人还有Verilog的欢迎交流学习,根据RS232 异步串行通信来的帧格式,在FPGA发送模块中采用的每一帧格式为:1位开始位+8位数据位+1位奇校验位+1位停止位,波特率为2400。由设置的波特率可以算出分频系数,具体算法为分频系数X=CLK/(BOUND*2)。-Using FPGA to achieve the RS232 asynchronous serial communication, the language used is VHDL, In addition, I also welcome the exchange of learning Verilog, according to RS232 asynchronous serial communication to the frame format, in the FPGA module used to send each frame format : the beginning of a bit+ 8-bit data bit+ 1 bit odd parity bit+ 1 bit stop bit, baud rate for 2400. By setting the baud rate can be calculated at the frequency coefficient, the specific algorithm for the sub-frequency coefficient X = CLK/(BOUND* 2).
Platform: | Size: 1024 | Author: saibei007 | Hits:

[BooksComunicationRealizationBetweenFPGAandSerialInterfa

Description: 杜晓斌和陈兴文-FPGA和单片机串行通信接口的实现一文提出了FPGA与单片机实现数据串行通信的解决方案。在通信过程中完全遵守RS232 协议,给出了发送模块的vhdl源代码。 -杜晓斌and陈兴文-FPGA single-chip serial communication interface and the realization of a text proposed by the FPGA and MCU serial data communications solutions. In the communication process in full compliance with the RS232 protocol is given to send the VHDL source code modules.
Platform: | Size: 92160 | Author: Wuxinmin | Hits:

[VHDL-FPGA-VerilogRS232

Description: RS232串口通信协议,verilog实现,通过FPGA完全调通。-RS232 serial communication protocol, verilog achieved entirely through the FPGA transfer pass.
Platform: | Size: 3072 | Author: dingsheng | Hits:

[VHDL-FPGA-VerilogRS232_pro

Description: RS232 verilog coding 全参数化设计 可以自己设定波特率 时钟频率等 完全FPGA实现调通-RS232 verilog coding the entire parametric design can set the baud rate clock frequency of FPGA to achieve complete transfer pass
Platform: | Size: 2048 | Author: dinsh | Hits:

[VHDL-FPGA-Veriloguart01

Description: 一种实现计算机接口rs232与FPGA通信的基于VHDL语言设计的一段非常简洁的程序-A RS232 computer interface implementation with FPGA-based VHDL language communications designed a very simple procedure
Platform: | Size: 140288 | Author: ouping | Hits:

[VHDL-FPGA-Verilogrs232

Description: fpga的串口读写程序,经硬件测试成功,波特率9600.可以改变分频值适应不同的时钟和波特率-fpga serial read and write procedures, by the hardware to test the success of 9600 baud rate. frequency value can be changed to adapt to a different clock and baud rate
Platform: | Size: 384000 | Author: cjy | Hits:

[VHDL-FPGA-VerilogRS232

Description: RS232的FPGA通讯程序,用的是VHDL语言写的,非常好用-RS232 communication program of the FPGA, using the VHDL language, very easy to use
Platform: | Size: 365568 | Author: 无名氏 | Hits:

[Embeded-SCM Developaltera-schemic-

Description: FPGA应用,Altera的FPGA开发板原理图汇集,FPGA最小系统,rs232串口转换,VGA显示-FPGA applications, Altera' s FPGA development board schematic pooling, FPGA minimum system, rs232 serial converter, VGA display etc.
Platform: | Size: 1720320 | Author: 吴贵锋 | Hits:

[VHDL-FPGA-Verilogrs232

Description: 通过FPGA实现串口通信,结果在超级终端可见-Serial communication through the FPGA, the result can be seen in the HyperTerminal
Platform: | Size: 641024 | Author: chengliu | Hits:

[Embeded-SCM Developc_FPGA

Description: RS232设计,硬件测试通过,VERILOG实现的,比较好的哦-RS232 design, hardware test, VERILOG realized, oh good
Platform: | Size: 1249280 | Author: 洪依 | Hits:

[VHDL-FPGA-Verilogrs232

Description: 完整的RS232 Verilog源代码,支持波特率可调,支持调试命令,配合串口调试工具,可作为FPGA开发中的调试平台。-Full RS232 Verilog source code, support for baud rate is adjustable to support debugging command, with the serial debugging tools can be used as the debugging FPGA development platform.
Platform: | Size: 13312 | Author: 弘历 | Hits:

[VHDL-FPGA-VerilogRS232(1)

Description: 基于FPGA的串行通信接口设计,用硬件描述语言VHDL实现-FPGA-based serial communication interface design, using hardware description language VHDL implementation
Platform: | Size: 1042432 | Author: 吴海霞 | Hits:

[VHDL-FPGA-Verilogrs232

Description: 在FPGA上实现数据的串口传送,可以和上位机进行数据的首发,里面包含的仿真过程-Realized in the FPGA serial data transmission, data can be the starting PC, which contains the simulation
Platform: | Size: 1293312 | Author: gdr | Hits:

[VHDL-FPGA-Verilogrs232

Description: 用vhdl实现fpga串口通信 包含 波特率生成 发送模块 接收模块 过采样 signaltap使用-Vhdl fpga serial communication with the realization of sending module contains the baud rate generation receiver module using oversampling signaltap
Platform: | Size: 2275328 | Author: adam | Hits:

[VHDL-FPGA-VerilogRS232

Description: RS232 串口通信 的 VHDL描述,初学FPGA的朋友可以-RS232 serial communication VHDL description, FPGA beginner friends can see
Platform: | Size: 1346560 | Author: chengwenfan | Hits:
« 12 3 »

CodeBus www.codebus.net