VHDL-FPGA-Verilog List Page 280

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .75 .76 .77 .78 .79 280.81 .82 .83 .84 .85 ... 4311 »

3_FirFullSerial Downloaded：0: Based on Quartus II 13.0 FirFullSerial basic engineering design process, it contains a detailed doc document
Update : 2025-01-14 Size : 15.31mb Publisher : Keyonwho
5_Gray_Mean_Filter Downloaded：0: Design the required modules are: (1) global with PLL clock management module system_ctrl_pll. V. (2) the OV7725 COMS i2c_timing_ctrl initialization module, I2C_OV7725_RGB565_Conofig Sensor (3) the OV7725 COMS Sensor COMS
Update : 2025-01-14 Size : 8.48mb Publisher : Keyonwho
HDB3 Downloaded：0: For digital baseband transmission system HDB3 signal characteristics, based on FPGA Verilog HDL language, designed to achieve HDB3 encoder digital baseband signal, a total insertion V, B plug, single and double polarity
Update : 2025-01-14 Size : 322kb Publisher : 丁一
optisystem7.0P() Downloaded：0: Optisystem7.0 component library translation file is more detailed
Update : 2025-01-14 Size : 102kb Publisher : 某某某
sdram_ov7670_rgb_lcd_480272 Downloaded：0: Sdram_ov7670_rgb_lcd_480272 is a OV7670 camera acquisition, real-time display through LCD
Update : 2025-01-14 Size : 17.04mb Publisher : 武学
EDA_zuizhong Downloaded：0: Table tennis course design, in accordance with the rules of the table tennis game design, the use of the state diagram of the principle of design
Update : 2025-01-14 Size : 4.22mb Publisher : gao
uart_rx_tx_ok Downloaded：0: It means for receiving and transmitting, excluding parity bit serial port, the serial data received directly transmitted, multi-byte transmission and reception
Update : 2025-01-14 Size : 9.87mb Publisher : 卢文建
uart Downloaded：0: The main function of this presentation uart serial communication routines AX516/AX545 development board receive and transmit functions, while the program does not receive the information sent by the PC, the serial port t
Update : 2025-01-14 Size : 5kb Publisher : 杨强
led_test Downloaded：0: In the routine, we have to do is water lamp experiments, as the name suggests is to water, like the LED is lit, so to speak, a first single lighting is the first, second and lighting
Update : 2025-01-14 Size : 1kb Publisher : 杨强
DDR3_SO_DIMM Downloaded：0: FPGAddr3 for the IP kernel program, the realization of DDR3 chip read and write operations
Update : 2025-01-14 Size : 14.68mb Publisher : 李磊
project Downloaded：0: VHDL PROJECT FOR TAXI METER TARIFF CHANGING AND TIME AND PAYMENT CALCULATION
Update : 2025-01-14 Size : 13.55mb Publisher : udugama chinthaka
Adder and Counter VHDL Downloaded：0: Source code of a full adder and a counter VHDL.
Update : 2017-04-15 Size : 178byte Publisher : hameye

« 1 2 ... .75 .76 .77 .78 .79 280.81 .82 .83 .84 .85 ... 4311 »

Search in result