VHDL-FPGA-Verilog List Page 383

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .78 .79 .80 .81 .82 383.84 .85 .86 .87 .88 ... 4311 »

decoder_7_SEG_1 Downloaded：0: this files in Quartus 2 are decoder
Update : 2025-01-18 Size : 115kb Publisher : woo
keypad_7segdis Downloaded：0: this files in Quartus 2 are KEYPAD
Update : 2025-01-18 Size : 16kb Publisher : woo
ALU_2016 Downloaded：0: this files in Quartus 2 are ALU
Update : 2025-01-18 Size : 6kb Publisher : woo
I2C-Master Downloaded：0: I2C Master for Metis to setup MCP4661
Update : 2025-01-18 Size : 3kb Publisher : yupo
MUX_ise12migration Downloaded：0: mux for fpga vhdl code
Update : 2025-01-18 Size : 46kb Publisher : fifi
qpsk-modulation--achieved-by-Verilog Downloaded：0: qpsk modem s Verilog implementation using Verilog language to write achieve qpsk modulation implementation has passed through simulation.
Update : 2025-01-18 Size : 4kb Publisher : daruili
counter-achieved-by-verilog Downloaded：0: The code in Verilog realize the counting function, the main achievement of 29 counts, has been verified by simulation.
Update : 2025-01-18 Size : 2kb Publisher : daruili
divider-achieved-by-verilog Downloaded：0: The code in Verilog realize the crossover functions, the main achievement of the input clock frequency of 54 minutes, has been verified by simulation.
Update : 2025-01-18 Size : 2kb Publisher : daruili
shfiting-output-achieved-by-verilog Downloaded：0: The code in Verilog realize the shift output function, the main achievement of the input signal shift output has been verified by simulation.
Update : 2025-01-18 Size : 3kb Publisher : daruili
weimafashengqi-achieved-by-verilog Downloaded：0: The code in Verilog realize the M-sequence pseudo-code generation, pseudo-code characteristic equation for the X13+ X7+ X5+ 1, it has been verified by simulation.
Update : 2025-01-18 Size : 3kb Publisher : daruili
UART_send Downloaded：0: Single-byte serial transmit data. It has been tested. Programming language is Verilog.
Update : 2025-01-18 Size : 1kb Publisher : 毛毛
UART_rec Downloaded：0: Verilog language used to write the serial receiver. Send data through the serial port assistant. It can be seen at the data output terminal of the data transmission. (Need to assign your own FPGA pin)
Update : 2025-01-18 Size : 1kb Publisher : 毛毛

« 1 2 ... .78 .79 .80 .81 .82 383.84 .85 .86 .87 .88 ... 4311 »

Search in result