VHDL-FPGA-Verilog List Page 521

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .16 .17 .18 .19 .20 521.22 .23 .24 .25 .26 ... 4311 »

dual_priority_encoder2 Downloaded：0: this is a combination circuit,Implement the eight priority encoder，
Update : 2025-01-22 Size : 1.19mb Publisher : liting
DATA_SEND1 Downloaded：0: vhdl code for w300 and I doenload @ chines site
Update : 2025-01-22 Size : 4kb Publisher : saeidbarati
eetop.cn_dds Downloaded：0: the DDS design based on verilog
Update : 2025-01-22 Size : 3.02mb Publisher : 王亮
0714 Downloaded：0: This is a simple VHDL based program for beginners to write a rich electronic clock.
Update : 2025-01-22 Size : 565kb Publisher : zyn
DC-Adder_Array Downloaded：0: 1) requires the use of fast carry chain (Look Ahead) design a 21-bit adder 2) the use of structured design methods, all adders are used in step 1) 21-bit adder 3) was added in the adder array pipeline structure (Pipelinc
Update : 2025-01-22 Size : 7kb Publisher : 李少博
AsynCFIFO Downloaded：0: Cross clock domains and asynchronous FIFO, use the pointer to move, do not move the data, eliminating cross clock domain signal through a two-stage competition latch
Update : 2025-01-22 Size : 2kb Publisher : 李少博
phone Downloaded：0: Implemented by DE0 board telephone billing, basic function: to set the call mode, you can initiate credit balance, toggle switch into the talk mode, and deduct the cost of a call based on call time and the corresponding
Update : 2025-01-22 Size : 3.99mb Publisher : 张三
sinewave-case Downloaded：0: Use verilog language and case statement to achieve sinusoidal waveform, and use modelsim complete waveform simulation.
Update : 2025-01-22 Size : 64kb Publisher : 刘云
dierci Downloaded：0: M sequence 2011 CEC signal generator generates e title 10kbit/s - 100Kbit/s, and a pseudo-random sequence
Update : 2025-01-22 Size : 8.01mb Publisher : 张宏达
AD9854_VHD Downloaded：0: Debug FPGA-based AD9854 can produce the highest frequency waveform 120M
Update : 2025-01-22 Size : 96kb Publisher : 李肖遥
ADC0809 Downloaded：0: ADC0809 chip analog to digital conversion and the value displayed on the common cathode LED
Update : 2025-01-22 Size : 549kb Publisher : LCY
DM9000A Downloaded：0: DM9000A FPGA interface for NIOS timescope
Update : 2025-01-22 Size : 16kb Publisher : 白杨

« 1 2 ... .16 .17 .18 .19 .20 521.22 .23 .24 .25 .26 ... 4311 »

Search in result