VHDL-FPGA-Verilog List Page 700

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .95 .96 .97 .98 .99 700.01 .02 .03 .04 .05 ... 4311 »

64QAM_peng Downloaded：0: OFDM-64QAM modulation, demodulation still contain fft constellation mapping
Update : 2025-02-01 Size : 8kb Publisher : 彭
BPSK_peng Downloaded：0: OFDM BPSK modulation and demodulation, a note, a friend in need can look
Update : 2025-02-01 Size : 3kb Publisher : 彭
QPSK_peng Downloaded：0: OFDM QPSK modulation and demodulation, a note, a friend in need can look
Update : 2025-02-01 Size : 3kb Publisher : 彭
BPSKQPSK16QAM64QAM Downloaded：0: OFDM modulation and demodulation, a note, a friend in need can see, personal writings
Update : 2025-02-01 Size : 2kb Publisher : 彭
UART Downloaded：0: Verilog write a serial port code, including sending and receiving, the DE2 platform test pass.
Update : 2025-02-01 Size : 4.42mb Publisher : lilu
dianzizhong Downloaded：0: Electronic clock, with Verilog language classroom experiments, after testing is available.
Update : 2025-02-01 Size : 11kb Publisher : lilu
EMIF Downloaded：0: EMIF interface debugging code that USES the Verilog language, FPGA and DSP communication, testing succe
Update : 2025-02-01 Size : 131kb Publisher : lilu
FPAG_REAL_SOURCE Downloaded：0: FPGA for advanced learner
Update : 2025-02-01 Size : 5.84mb Publisher : liutengjun
exp5 Downloaded：0: Design using VHDL half-adder circuit, and then use component instantiation (COMPONENT) statement invokes two half adder circuit, with the structure described in the realization of a full adder.
Update : 2025-02-01 Size : 98kb Publisher : YCZ
Four-quiz-Responder Downloaded：0: Using VHDL language quiz four Responder.Responder main function modules are: 1, for the first answer to identify and latch signal 2, scoring function. 3, digital display 4, answer limited functionality. In this design fo
Update : 2025-02-01 Size : 257kb Publisher : YCZ
Four-binary-adder Downloaded：0: The modular design of VHDL language familiar to understand the components and packing cases call statement. Design using VHDL half-adder circuit, and then use component instantiation (COMPONENT) statement invokes two hal
Update : 2025-02-01 Size : 3.3mb Publisher : YCZ
Count-clock-synthesis-experiments Downloaded：0: Exercise comprehensive design capabilities, including the design of a time/minutes/seconds of the clock, and you can set, clear, 12/24 hour work mode.
Update : 2025-02-01 Size : 172kb Publisher : YCZ

« 1 2 ... .95 .96 .97 .98 .99 700.01 .02 .03 .04 .05 ... 4311 »

Search in result