Welcome![Sign In][Sign Up]
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: DDC_CIC Download
 Description: Using CIC and FIR Filters Design of Digital Down Converter, DSP Builder6.1 version of project file
 Downloaders recently: [More information of uploader liuda9100]
  • [bit-catchingupFPGA] - This article is in the FPGA, the realiza
  • [CICFPGA] - This paper summarizes the main points of
  • [FIR] - Distributed Arithmetic FIR digital filte
  • [pn] - Verilog language used to generate seven
  • [DDC] - DDC using a cascade filter, the structur
  • [DDC_FPGA] - 数字下变频的FPGA 实现.rar
File list (Check if you may need any files):
DDC_CIC
.......\ddc
.......\...\ciccomp.m
.......\...\cic_v6_1.vhd
.......\...\fdcoeffR4N8M1L110.txt
.......\...\fir_compiler_v6_1.vhd
.......\...\TDMDDC.mdl
.......\DDC_CIC_Comp_final
.......\..................\ciccomp.m
.......\..................\cic_v6_1.vhd
.......\..................\fdcoeffR4N8M1L110.txt
.......\..................\fir_compiler_v6_1.vhd
.......\..................\TDMDDC.mdl
    

CodeBus www.codebus.net