Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Downloads SourceCode Embeded-SCM Develop VHDL-FPGA-Verilog
Title: fcsr Download
 Description: Pseudo-random sequence generator- on behalf of binary feedback shift register, verilog hdl original code.
 Downloaders recently: [More information of uploader lixin840320]
 To Search: FCSR Verilog Generator random generator in vhdl vhdl code for sequence generator
  • [turbo[1].Tar] - turbo code verilog procedures Interested
  • [1] - Direct sequence spread spectrum PN code
  • [rng] - random number generator to prepare Veril
  • [ffcsr] - Pseudo-random sequence generator-filtere
  • [prbs] - Pseudo-random number generator of the FP
  • [DigitalEqualizer] - After the run of the MyEqualizer.m file
  • [LTE] - simulink model for LTE link
  • [viterbi] - Viterbi verilog generator
  • [QIMO] - Verilog prepared arbitrary waveform gene
  • [LFSR] - verilog to achieve 8-order pseudo-random
File list (Check if you may need any files): 
fcsr.v
fcsr_test.v

CodeBus www.codebus.net