Welcome！[Sign In] ！[Sign Up]！
Front-page it | Collect it | [中国-简体中文]
FAQ Fav
Location:
Search - RS232 VERILOG

Search list

[VHDL-FPGA-Verilog] 结合XILINXCPLD RS232通信(verilog)

Description: 结合XILINXCPLD所做的模拟RS232通信verilog源程序-XILINXCPLD combine the simulation RS232 communication Verilog source
Platform: | Size: 121856 | Author: 于飞 | Hits:

[Com Port] RS232

Description: FPGA实现RS-232串口收发的Verilog程序，已经调通。-FPGA realization of RS-232 serial port to send and receive the Verilog procedures, Qualcomm has been transferred.
Platform: | Size: 2048 | Author: | Hits:

[VHDL-FPGA-Verilog] rs232

Description: RS232 verilog design
Platform: | Size: 114688 | Author: liuKe | Hits:

[Com Port] uart(Verilog)

Description: RS232的verilog源代码,如果需要的可以-RS232 of Verilog source code, if necessary can be
Platform: | Size: 10240 | Author: 陈强 | Hits:

[VHDL-FPGA-Verilog] rs232

Description: dp_xiliux 的 CPLD Verilog设计实验,串口演示.代码测试通过. -dp_xiliux the CPLD Verilog design experiments, serial presentation. code test.
Platform: | Size: 121856 | Author: pp | Hits:

[VHDL-FPGA-Verilog] RS232

Description: RS232串口通信协议，verilog实现，通过FPGA完全调通。-RS232 serial communication protocol, verilog achieved entirely through the FPGA transfer pass.
Platform: | Size: 3072 | Author: dingsheng | Hits:

[VHDL-FPGA-Verilog] RS232_pro

Description: RS232 verilog coding 全参数化设计 可以自己设定波特率 时钟频率等 完全FPGA实现调通-RS232 verilog coding the entire parametric design can set the baud rate clock frequency of FPGA to achieve complete transfer pass
Platform: | Size: 2048 | Author: dinsh | Hits:

[Com Port] RS232

Description: 很好用的串口通讯程序，已经通过验证，用Verilog语言编写的放心使用了！-Good use of serial communication program has been validated using Verilog language used in the rest assured!
Platform: | Size: 54272 | Author: 宋振丰 | Hits:

[VHDL-FPGA-Verilog] RS232_project

Description: 串口通讯 rs232 verilog程序，一次接受传送8bits-rs232 verilog project，reciver or trancimiter 8 bits onece
Platform: | Size: 2048 | Author: 王翰林 | Hits:

[VHDL-FPGA-Verilog] rs232

Description: 完整的RS232 Verilog源代码，支持波特率可调，支持调试命令，配合串口调试工具，可作为FPGA开发中的调试平台。-Full RS232 Verilog source code, support for baud rate is adjustable to support debugging command, with the serial debugging tools can be used as the debugging FPGA development platform.
Platform: | Size: 13312 | Author: 弘历 | Hits:

[VHDL-FPGA-Verilog] RS232

Description: RS232_串口通信的发送端verilog源程序代码-RS232_ serial communication sender verilog source code
Platform: | Size: 2048 | Author: 咕嘟大树 | Hits:

[VHDL-FPGA-Verilog] sasc_latest.tar

Description: rs232 verilog port from opencores.org
Platform: | Size: 5120 | Author: vonbk | Hits:

[VHDL-FPGA-Verilog] RS232

Description: 实现FPGA的RS232串行通信，采用verilog语言编写，下载到芯片上就可以使用-FPGA implementation of the RS232 serial communication, using verilog language, can be downloaded to the chip using
Platform: | Size: 600064 | Author: shineson | Hits:

[VHDL-FPGA-Verilog] rs232

Description: 本设计是PC和FPGA的串口通信的程序，用的是VERILOG语言，调试成功，用户可根据自己的项目稍作改动。-The design is a PC and the FPGA' s serial communication procedures, using a VERILOG language, debugged, the user can make a little change according to their own projects.
Platform: | Size: 2048 | Author: 陆景鹏 | Hits:

[VHDL-FPGA-Verilog] rs232

Description: 基于VERILog的RS232模块的程序，收发两个模块都有-The RS232 module based VERILog program, send and receive two modules have
Platform: | Size: 396288 | Author: 冯超 | Hits:

[VHDL-FPGA-Verilog] RS232

Description: It s combination logic for UART. Edited in verilog-HDL.
Platform: | Size: 5120 | Author: kim | Hits:

[VHDL-FPGA-Verilog] rs232

Description: 用verilog实现的RS232时序控制，完整可以使用的-RS232 verilog implementation with timing control, you can use the full
Platform: | Size: 1950720 | Author: wangjinghui | Hits:

[Com Port] RS232(verilog)

Description: 串口RS232通信程序，包括对串口通信原理的说明。-RS232 serial communication program, including a description of the principles of serial communication.
Platform: | Size: 174080 | Author: 邓民明 | Hits:

[Com Port] FPGA-RS232-verilog

Description: fpga上的串口驱动程序，包括接收主机来的数据（deserial）和发送由FPGA产生的数据(serial).该程序的调试需要借助串口调试助手-serial port driver on the fpga, including the receiving host to the data (deserial) and send the data generated by the FPGA (serial) to pc. The program needs the serial debug debugging assistant
Platform: | Size: 500736 | Author: yvaine | Hits:

[VHDL-FPGA-Verilog] rs232

Description: verilog语言编写，RS232通讯程序设计-verilog language, RS232 Communication Program Design
Platform: | Size: 8192 | Author: 何沐 | Hits:
« 12 3 4 5 6 7 8 »

CodeBus www.codebus.net