Location:
Search - edge vhdl
Search list
Description: PLL是数字锁相环设计源程序, 其中, Fi是输入频率(接收数据), 数字锁相技术在通信领域应用非常广泛,本例用VHDL描述了一个锁相环作为参考,源码已经调试过。编译器synplicty.Fo(Q5)是本地输出频率. 目的是从输入数据中提取时钟信号(Q5), 其频率与数据速率一致, 时钟上升沿锁定在数据的上升和下降沿上;顶层文件是PLL.GDF-digital phase-locked loop PLL design source, in which Fi is the input frequency (receive data), the digital technology in the field of communications is widely used, the cases described in VHDL as a PLL reference source has been tuned. Compiler synplicty.Fo (Q5) is the local output frequency. Objective is to extract data input clock signal (Q5), its frequency and data rate line, the clock rising edge of the data locked up and the descending; Top-level document is PLL.GDF
Platform: |
Size: 120832 |
Author: 杰轩 |
Hits:
Description: VHDL 8位无符号除法器 试验报告
计算前在A和B端口输入被除数和除数,然后在Load线上送高电平,把数据存到除法计算电路内部,然后经过若干个时钟周期,计算出商和余数,并在C和D端输出。
其实现方法是,将除法器分为两个状态:等待状态与运算状态。
开始时除法器处于等待状态,在该状态,在每一时钟上升沿,采样Load信号线,若是低电平,则仍处于等待状态,如果采样到高电平,除法器读取A,B数据线上的输入数据,保存到内部寄存器a_r,b_r,置c_r为0,d_r为a_r,判断除数是否为零,若不为零则进入运算状态。
-VHDL eight unsigned divider calculation of the test report before the A and B ports to import and dividend divider, and then sent to I Load line, the data are uploaded to the internal division calculation circuit, and then after a number of clock cycles, and worked out more than a few, and in the C-and D output. Their method is to be divided into two division for the state : waiting for the state and Operational state. At the beginning divider waiting for the state, in the state in each clock rising edge, sampling Load signal line, if low-level, it is still waiting for the state, if the sampling to allow high output, Divider read A, B online data input data, preservation of the internal registers renovation r, b_r, home c_r 0, d_r a_r to determine whether the divisor zero, if not zero, it
Platform: |
Size: 82944 |
Author: aa |
Hits:
Description: 基于cpld的数字图像边缘检测算法的实现,vhdl源程序-CPLD-based digital image edge detection algorithm, vhdl source code
Platform: |
Size: 1024 |
Author: jjaai |
Hits:
Description: 本工程实现的是9位义位与串并变换模块
具体工作过程是:
在时钟CLK的上升沿触发下,从inp端输入接收m序列,按顺序inp->A9->A8->...->A0进行意味,同时把A9,A8,...A0的输出分别给B9,B8,B7,...从而完成串并转换的功能。Q端的信号取自A0的输出短,作为一位4位后的串行m序列信号。
clk为输入时钟信号;inp为接收序列信号输入;Q为串行序列输出;B0~B3为四位并行序列输出。-Realize this project is 9 Sememe transform module with the string and the specific work process is: In the rising edge of CLK clock trigger from inp input receiver m sequence, according to the order of inp-
Platform: |
Size: 247808 |
Author: youyou |
Hits:
Description: 这是一个通用可编程接口的Verilog代码,可以设置触发条件,设置为电平方式、边沿方式。可以屏蔽不用的口。-This is a general programmable interface Verilog code, you can set a trigger condition is set to level the way the edge of the way. Can not shield the mouth.
Platform: |
Size: 9216 |
Author: kristing |
Hits:
Description:
vhdl编写,8b—10b 编解码器设计
Encoder:
8b/10b Encoder (file: 8b10b_enc.vhd)
Synchronous clocked inputs (latched on each clock rising edge)
8-bit parallel unencoded data input
KI input selects data or control encoding
Asynchronous active high reset initializes all logic
Encoded data output
10-bit parallel encoded output valid 1 clock later
Decoder:
8b/10b Decoder (file: 8b10b_dec.vhd)
Synchronous clocked inputs (latched on each clock rising edge)
10-bit parallel encoded data input
Asynchronous active high reset initializes all logic
Decoded data, disparity and KO outputs
8-bit parallel unencoded output valid 1 clock later -VHDL prepared, 8b-10b codec design Encoder: 8b/10b Encoder (file: 8b10b_enc.vhd) Synchronous clocked inputs (latched on each clock rising edge) 8-bit parallel unencoded data input KI input selects data or control encoding Asynchronous active high reset initializes all logic Encoded data output 10-bit parallel encoded output valid 1 clock later Decoder: 8b/10b Decoder (file: 8b10b_dec.vhd) Synchronous clocked inputs (latched on each clock rising edge) 10-bit parallel encoded data input Asynchronous active high reset initializes all logic Decoded data, disparity and KO outputs 8-bit parallel unencoded output valid 1 clock later
Platform: |
Size: 72704 |
Author: 聂样 |
Hits:
Description: 该文件中是关于一些VHDL许多编程实例以及源码分析,希望对VHDL爱好者有用。卷3包括车载DVD位控系统、直接数字频率合成器、图像边缘检测器、等精度数字频率计、出租车计费系统的设计与分析-The document is on a number of VHDL source code in many programming examples and analysis, in the hope that useful VHDL enthusiasts. Car DVD Volume 3 includes digital control system, direct digital frequency synthesizer, image edge detector, such as precision digital frequency meter, taxi Accounting System Design and Analysis
Platform: |
Size: 4392960 |
Author: shengm1 |
Hits:
Description: 除法器的设计本文所采用的除法原理是:对于八位无符号被除数A,先对A转换成高八位是0低八位是A的数C,在时钟脉冲的每个上升沿C 向左移动一位,最后一位补零,同时判断C的高八位是否大于除数B,如是则C的高八位减去B,同时进行移位操作,将C的第二位置1。否则,继续移位操作。经过八个周期后,所得到的C的高八位为余数,第八位为商。从图(1)可清楚地看出此除法器的工作原理。此除法器主要包括比较器、减法器、移位器、控制器等模块。-Divider design used in this paper, the principle of division is: For the eight unsigned dividend A, the first of A into the high-low 8 0 8 is the A number of C, in each clock rising edge to the left C Mobile One, and finally a zero, at the same time to determine whether C is greater than the high-8 divisor B, so is the high C 8 minus B, at the same time shift operation, the location will be C s second one. Otherwise, continue to shift operation. After eight cycles, received a high C for more than eight the number of eighth place for the business. From Figure (1) can clearly see that the divider works. This mainly includes divider comparators, subtraction, and shifter, controller modules.
Platform: |
Size: 1024 |
Author: lyy |
Hits:
Description: 图像边缘检测的VERILOG实现,能准确检测图像边缘-Image Edge Detection of Verilog realize that can accurately detect image edge
Platform: |
Size: 589824 |
Author: 李永杰 |
Hits:
Description: 实现血红细胞的阈值变换,边缘检测,边缘提取功能
-Red blood cells to achieve the threshold transform, edge detection, edge detection function
Platform: |
Size: 129024 |
Author: 李蕊玲 |
Hits:
Description: 边沿检测,用vhdl实现sobel算子。-Edge detection, using VHDL realize sobel operator.
Platform: |
Size: 8093696 |
Author: 大洪 |
Hits:
Description: 这是一个用VHDL实现SOBEL算子进行图像边缘算法的实现-This is a realization by VHDL Sobel edge operator algorithm
Platform: |
Size: 328704 |
Author: citydremer |
Hits:
Description: 功能要求: (1) start为”1”时,步进电机转动。
start为”0”时,步进电机停转。
(2) 预设step_in为常数,当clk为上升沿,load和start为”1’加载时,电机开始转动,转动step_in次后,停止转动。当下次符合此要求时将再次转动。
(3) 通过load,,step_in同步或异步载入steps值。
-Functional requirements: (1) start to 1 , the stepper motor rotation. start for the 0 when the stepper motor to stop. (2) default step_in is a constant, when clk for the rising edge, load and start to 1 load, the motor started to rotate, turning step_in times, stop turning. When the next in line with this request will be turning again. (3) through the load,, step_in synchronous or asynchronous loading steps value.
Platform: |
Size: 58368 |
Author: yuyang |
Hits:
Description: 夏宇闻8位RISC_CPU的完整代码+TESTBENCH(已调试)
modelsim工程文件,包括书中所测试的三个程序和相关数据,绝对可用~所有信号名均遵从原书。在论坛中没有找到testbench的,只有一个mcu的代码,但很多和书中的是不一样的,自己改了下下~`````大家多多支持啊~`我觉得书中也还是有些不尽如人意的地方,如clk_gen.v中clk2,clk4是没有用的,assign clk1=~clk再用clk1的negedge clk1来触发各个module也是不太好的,会使时序恶化,综合时很可能会setup vio的,所以觉得直接用clk的上升沿来触发各个module比较好-XIA Yu-Wen 8 RISC_CPU complete code+ TESTBENCH (has debug) modelsim project documents, including the book by the three test procedures and related data, the absolute available ~ all signals were found in compliance with the original name. Not found in the forums Testbench, and there is only one mcu code, but many and the book is not the same as he changed a lot of support under the U.S. ~````` ah ~ `I think the book is still some uncertainty unsatisfactory places, such as clk_gen.v in clk2, clk4 is of no use, assign clk1 = ~ clk reuse CLK1 of negedge clk1 to trigger module is not all good, cause the deterioration of timing, synthesis is likely to setup vio, therefore, feel that the direct use of the rising edge of clk to trigger each module is better
Platform: |
Size: 86016 |
Author: 刘志伟 |
Hits:
Description: 1.an fpga implementation of the image space reconstruction algorithm for hyperspectral imaging analysis
2. fpga implemention of a median filter
3. fpga implementation of digital filters
4.hardware acceleration of edge detection algorithm on fpgas
5.implementation and evaluation of image processing algorithms on reconfigurable architecture using C-based hardware descriptive languages
6. implementing 2D median filter in fpgas
7.视频图像处理与分析的网络资源
Platform: |
Size: 1969152 |
Author: carol |
Hits:
Description: 使用Verilog编写的同步FIFO,可通过设置程序中的DEPTH设置FIFO的深度,FIFO_WRITE_CLOCK上升沿向FIFO中写入数据,
FIFO_READ_CLOCK上升沿读取数据。本程序对FIFO上层操作简单实用。-Prepared by the use of Verilog synchronous FIFO, through the setup program in the FIFO depth DEPTH settings, FIFO_WRITE_CLOCK rising edge to the FIFO write data, FIFO_READ_CLOCK rising edge of read data. This procedure on the upper FIFO operation simple and practical.
Platform: |
Size: 1024 |
Author: 张键 |
Hits:
Description: 图像处理中边缘检测的VHDL源代码,所用的算法是garbor变换-Image processing edge detection of VHDL source code, the algorithms used are garbor transform
Platform: |
Size: 384000 |
Author: 翁文天 |
Hits:
Description: 一种实用的上升沿检测程序,可用于上升沿检测,或根据上升沿生成高低电平等-Rising edge of a practical testing procedure can be used for rising edge detection, or generated in accordance with the high-low, such as rising edge
Platform: |
Size: 1024 |
Author: fang |
Hits:
Description: 设计实现4bit FIFO, 数据深度为8, 产生满, 空状态标志-The diagram of FIFO is shown in figure 1. The FIFO consists of two component: FIFO control
logic and RAM. The control logic generates the address (ADD) and write enable (WE) to the
RAM so that the first data word written into the RAM is also the first data word retrieved
from the RAM. As shown in the Figure 1, the RAM is implemented to operate as a FIFO. The
RAM is assumed to have separate data inputs and outputs, an N-bit address bus (ADD) and an
active high write enable (WE). The inputs to FIFO/Stack include PUSH, POP, INIT (all
active high) in addition to the rising edge triggered CLK input. The FIFO logic will not only
supply the address and write enable to the RAM, but will also supply active high flags for
FULL, EMPTY, NOPOP, and NOPUSH conditions.
Platform: |
Size: 3072 |
Author: shao |
Hits:
Description: 多个边缘检测sobel算子的verilog程序模块。-Multiple edge detection sobel operator verilog program modules
Platform: |
Size: 4096 |
Author: |
Hits: