VHDL-FPGA-Verilog List Page 4160

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .55 .56 .57 .58 .59 4160.61 .62 .63 .64 .65 ... 4311 »

simple_clock_VHDL Downloaded：0: (1) with time, minutes and seconds count display, 229 hours for 24, 50 minutes and 60 seconds for the 229. (2) can be reset according to the need, resetting, home spaces, and other functions.
Update : 2025-01-10 Size : 8kb Publisher :
MAXplusqiangda Downloaded：0: MAXplus Responder course design a long time ago passed the test
Update : 2025-01-10 Size : 1kb Publisher : 侧卫
VHDL-jishushizhong Downloaded：0: This is an addendum to the VHDL a clock counting the design, each module has procedures, and we hope to conduct more exchanges
Update : 2025-01-10 Size : 2kb Publisher : 曹喜
FPGA-CPLD_DesignTool(example3-4) Downloaded：0: FPGA-CPLD_DesignTool. 3-4 examples procedures have requested upload download a friend in need
Update : 2025-01-10 Size : 151kb Publisher : 磊
FPGA-CPLD_DesignTool(5-6) Downloaded：0: FPGA-CPLD_DesignTool (example5-6), a friend in need can be downloaded
Update : 2025-01-10 Size : 369kb Publisher : 磊
FPGA-CPLD_DesignTool(7) Downloaded：0: FPGA-CPLD_DesignTool (example7) a friend in need can be downloaded
Update : 2025-01-10 Size : 12.28mb Publisher : 磊
FPGA-CPLD_DesignTool(8-9-10) Downloaded：0: FPGA-CPLD_DesignTool (8-9-10) requested the source code to their peers in need Friends Download
Update : 2025-01-10 Size : 9.23mb Publisher : 磊
CordicverilgHDL Downloaded：0: achieve cordic algorithm, the input data for the 16, to increase accuracy and output 20.
Update : 2025-01-10 Size : 6kb Publisher : 叶艳
yangwenli Downloaded：0: accounting device design speed control module, the mileage counter module, billing module count vhdl source code
Update : 2025-01-10 Size : 1kb Publisher : dartvader
control9851 Downloaded：0: AD9851 vhdl the serial control procedures (9851 designated internal system clock)
Update : 2025-01-10 Size : 4kb Publisher : hy
GenCrc1 Downloaded：0: Parallel hard disk standard PATA6 the CRC code well-tested code vhdl
Update : 2025-01-10 Size : 1kb Publisher : hy
std_cf_1c20 Downloaded：0: Altera Corporation development board 1c20 CF cartoon with routines (initialization, reading, writing, testing, etc.)
Update : 2025-01-10 Size : 312kb Publisher : 楚光

« 1 2 ... .55 .56 .57 .58 .59 4160.61 .62 .63 .64 .65 ... 4311 »

Search in result