VHDL-FPGA-Verilog List Page 567

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .62 .63 .64 .65 .66 567.68 .69 .70 .71 .72 ... 4311 »

TLC1620 Downloaded：0: FPGA-based Verilog language implementation of six decimal counter
Update : 2025-01-23 Size : 221kb Publisher :
tx_module Downloaded：0: A serial port communication, realizing the development board and the transfer of data between computers
Update : 2025-01-23 Size : 1kb Publisher : 崔文超
ADS1278 Downloaded：1: ADS1278 8-channel ADC data collection procedures, AD sampling depth of 24bit, 16bit output reserved. Write state machine.
Update : 2025-01-23 Size : 1kb Publisher : 郭俊媛
vga_driver Downloaded：0: Display driver works based EP3C16 of VGA. Clock 40M, pictures stored in the ROM of the FPGA, VGA display resolution is 800* 600* 60Hz, store pictures need 800* 600 (bit), due to EP3C16 the ROM is not big enough, ROM for
Update : 2025-01-23 Size : 10.73mb Publisher : 郭俊媛
IDEA Downloaded：0: IDEA algorithm implementation
Update : 2025-01-23 Size : 2.98mb Publisher : 曹宇
hpi Downloaded：0: 4 of C6201s through the HPI interface logic design of interconnection with CPLD, including the VHDL program
Update : 2025-01-23 Size : 3.69mb Publisher : 郭玉东
shuzizhong Downloaded：0: VHDL language based digital clock, there are component instantiation, modify clock function Quartus II platform
Update : 2025-01-23 Size : 4.35mb Publisher : 尜尜
SinGen Downloaded：0: Written using Verilog sine wave generation projects using ROM nuclear generation, use mif file
Update : 2025-01-23 Size : 3.91mb Publisher : 杨玉
pingpang Downloaded：0: a Table tennis game in spartran_3A
Update : 2025-01-23 Size : 9kb Publisher : 程伟
musicplay_v Downloaded：0: a music play program in FPGA
Update : 2025-01-23 Size : 6kb Publisher : 程伟
Basys2_100_250General Downloaded：0: Spartan 3e basys2 Pin control file
Update : 2025-01-23 Size : 1kb Publisher : 李超惠
spi_slave Downloaded：0: Now for the SPI slave in the FPGA. Since the SPI bus is typically much slower than the FPGA operating clock speed, we choose to over-sample the SPI bus using the FPGA clock. That makes the slave code slightly more compli
Update : 2025-01-23 Size : 1kb Publisher : 齐宇心

« 1 2 ... .62 .63 .64 .65 .66 567.68 .69 .70 .71 .72 ... 4311 »

Search in result