DDS FPGA to control the AD9854 source file, verilo - CodeBus

Welcome！[Sign In] ！[Sign Up]！

Front-page it | Collect it | [中国-简体中文]

FAQ Fav

Location:

Embeded-SCM Develop

VHDL-FPGA-Verilog

Title: DDS

Category:
VHDL-FPGA-Verilog
Tags:
[PDF]
File Size:
801kb
Update:
2012-11-26
Downloads:
0 Times
Uploaded by:
crazy061235

Description: FPGA to control the AD9854 source file, verilog, with a simple document.

Downloaders recently: [More information of uploader crazy061235]

To Search: fpga dds verilog DDS dds fpga ad9854 fpga pu fpga dds Verilog fpga dds AD9854 FP Verilog FPGA AD9854 veril

[verilog_latch] - verilog achieve latches, a total of four
[DDS] - In FPGA-based lookup table approach (LUT
[T4_sdram_control] - control FPGA Verilog language use SDRAM,
[UART_send] - Verilog HDL send serial procedures, ACTE
[UART_rec] - Verilog serial receive process, ACTEL Fu
[DA] - FPGA control DAC2807 source, Verilog. A
[FPGA-DDS] - In the FPGA in order to achieve the look
[VHDLbasicExampleDEVELOPEMENTsoursE] - this book includes 12 detail examples of
[DDS_VERILOG] - verilog dds
[AD9854] - The AD9854 DDS-based peripheral circuit

File list (Check if you may need any files):

DDS
...\DDS_Ctrl.v
...\DDS_Ctrl.v.bak
...\DDS_Ctrl_UnBlock.v
...\DDS_Ctrl_UnBlock.v.bak
...\DDS操作.docx
...\DDS操作.pdf
...\截图

CodeBus www.codebus.net

“CodeBus” is the largest source code store in internet!

1999-2018 CodeBus All Rights Reserved.