VHDL-FPGA-Verilog List Page 330

VHDL-FPGA-Verilog list

Sort by ：

« 1 2 ... .25 .26 .27 .28 .29 330.31 .32 .33 .34 .35 ... 4311 »

Segmentation-4G Downloaded：0: Segmentation of the 4G standard
Update : 2025-01-16 Size : 2kb Publisher : sherif
i2c_slave_fpga_verilog_code Downloaded：0: The full implementation of I2C protocol by verilog
Update : 2025-01-16 Size : 34kb Publisher : wutao
pin Downloaded：0: verilog language. Achieve washing machine countdown display. Laundry and selecting various modes, the chip is ek10tc144-3
Update : 2025-01-16 Size : 256kb Publisher : jianyoung
AD0804_control Downloaded：0: Configure AD0804 VHDL code, reference study validated
Update : 2025-01-16 Size : 1kb Publisher : 刘阳河
Control_AD9516 Downloaded：0: Development, clock chip AD9516 configuration code, VHDL simulation
Update : 2025-01-16 Size : 1kb Publisher : 刘阳河
mealy_state_machine_v Downloaded：0: mealy state machine sample code, this code can be on a state machine specification semester wording
Update : 2025-01-16 Size : 2kb Publisher : tiangang
moore_state_machine_v Downloaded：0: moor state machine sample code, we can once again learning standards based on the wording of the state machine
Update : 2025-01-16 Size : 2kb Publisher : tiangang
user_encoded_machine_v Downloaded：0: The Verilog HDL Templates for State Machines that included in the Design Example web page are: o 4-State Mealy State Machine o 4-State Moore State Machine o Safe State Machine o User-Encoded State Machine
Update : 2025-01-16 Size : 2kb Publisher : tiangang
safe_state_machine_v Downloaded：0: The Verilog HDL Templates for State Machines that included in the Design Example web page are: o 4-State Mealy State Machine o 4-State Moore State Machine o Safe State Machine o User-Encoded State Machine
Update : 2025-01-16 Size : 2kb Publisher : tiangang
OV7670_VGA Downloaded：0: OV7670 camera acquisition and display on VGA display screen, easy to understand and learn.
Update : 2025-01-16 Size : 886kb Publisher : 卢文建
dac_ctl Downloaded：0: Mainly used for DAC control VCO to generate the required clock signal can be used directly.
Update : 2025-01-16 Size : 1kb Publisher : 王平
simwindfarm-v1.0 Downloaded：9: GFH GFH DFHFDHD GHDHFDHHFD DFHFDHDF
Update : 2025-01-16 Size : 43.37mb Publisher : kmiller@dayrep.com

« 1 2 ... .25 .26 .27 .28 .29 330.31 .32 .33 .34 .35 ... 4311 »

Search in result